

Figure 1

Memory Bus Peripheral (FPGA) Operation




Figure 2

Operational Flowchart




Figure 3

Simple Memory Module Triggers



Figure 4